SPRUIT0A December   2019  – May 2020

 

  1.   Jacinto7 EVM Infotainment Expansion
    1.     Trademarks
    2. 1 Introduction
      1. 1.1 Key Features
    3. 2 Infotainment Expansion Board Overview
      1. 2.1 Infotainment Expansion Board Identification
      2. 2.2 Infotainment Expansion Board Component Identification
    4. 3 Infotainment Expansion Board - User Setup/Configuration
      1. 3.1 Interfacing Infotainment Expansion Board With CP Board
        1. 3.1.1 Board Assembly Procedures
      2. 3.2 Power Requirements
      3. 3.3 EVM Reset/Interrupt Push Buttons
      4. 3.4 EVM Configuration DIP Switch
    5. 4 Infotainment Expansion Board Hardware Architecture
      1. 4.1  Infotainment Expansion Board Hardware Top Level Diagram
      2. 4.2  Expansion Connectors
      3. 4.3  Board ID EEPROM
      4. 4.4  Audio Codec Interface
        1. 4.4.1 Port Mapping
      5. 4.5  FPD link De-Serializer Interface (Audio)
      6. 4.6  DIR Interface
      7. 4.7  DIT Interface
      8. 4.8  Legacy Audio/JAMR3 Connectors
      9. 4.9  VIN/VOUT Mux Selection
      10. 4.10 HDMI Interface Bridge
      11. 4.11 FPD Link Display Serializer Interface
      12. 4.12 Parallel Camera Interface
        1. 4.12.1 Camera Clock
        2. 4.12.2 LI Camera Module Connector
        3. 4.12.3 OV Camera Module Connector
  2.   A Jacinto7 EVM Interface/IO Mapping
    1.     A.1 Interface Mapping
    2.     A.2 Infotainment Board GPIO Mapping
    3.     A.3 I2C Address Mapping
  3.   Revision History

4.12 Parallel Camera Interface

There are two camera module connectors present on infotainment expansion board to support parallel camera interface:

  • 32 pin Omni Vision camera module connector
  • 36 Pin Leopard imaging camera module connector

Parallel camera data & SYNC signals from both connectors are connected to a 2x 2:1 Camera selection MUX IC Part#: SN74AVCB164245VR. GPIO signal CAM_SEL_OV# is used to select between OV-camera and LI-Camera modules. By default, OV camera signal path is enabled. For GPO mapping, see Section A.2.

The output of camera selection mux is connected to VIN/VOUT selection mux. To route the parallel camera signals to VPFE port of SoC, see Table 10 and Section A.2.

SPI, Reset, PCLK and Power down signals are terminated with Camera connector through 3x level translation circuit IC Part# SN74AVC4T245DGVR (U3, U4 and U5). Camera I2C signals are level translated using IC part# PCA9306DCT.

NOTE

Camera modules will not be the part of delivery kit.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |