ZHCSGM6C February   2017  – April 2020 DAC38RF82 , DAC38RF89

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     32x6MHz 256QAM 载波
  4. 4 修订历史记录
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics - DC Specifications
    6. 7.6  Electrical Characteristics - Digital Specifications
    7. 7.7  Electrical Characteristics - AC Specifications
    8. 7.8  PLL/VCO Electrical Characteristics
    9. 7.9  Timing Requirements
    10. 7.10 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1  SerDes Inputs
      2. 8.3.2  SerDes Rate
      3. 8.3.3  SerDes PLL
      4. 8.3.4  SerDes Equalizer
      5. 8.3.5  JESD204B Descrambler
      6. 8.3.6  JESD204B Frame Assembly
      7. 8.3.7  SYNC Interface
      8. 8.3.8  Single or Dual Link Configuration
      9. 8.3.9  Multi-Device Synchronization
      10. 8.3.10 SYSREF Capture Circuit
      11. 8.3.11 JESD204B Subclass 0 Support
      12. 8.3.12 SerDes Test Modes through Serial Programming
      13. 8.3.13 SerDes Test Modes through IEEE 1500 Programming
      14. 8.3.14 Error Counter
      15. 8.3.15 Eye Scan
      16. 8.3.16 JESD204B Pattern Test
      17. 8.3.17 Wideband DUC (wide-DUC)
      18. 8.3.18 Interpolation Block
        1. 8.3.18.1 Multi-DUC input
        2. 8.3.18.2 Interpolation Filters
        3. 8.3.18.3 JESD204B Modes, Interpolation and Clock phase Programming
        4. 8.3.18.4 Digital Quadrature Modulator
        5. 8.3.18.5 Low Power Coarse Resolution Mixing Modes
        6. 8.3.18.6 Inverse Sinc Filter
      19. 8.3.19 PA Protection Block
      20. 8.3.20 Gain Block
      21. 8.3.21 Output Summation
      22. 8.3.22 Output Delay
      23. 8.3.23 Polarity Inversion
      24. 8.3.24 Temperature Sensor
      25. 8.3.25 Alarm Monitoring
      26. 8.3.26 Differential Clock Inputs
      27. 8.3.27 CMOS Digital Inputs
      28. 8.3.28 DAC Fullscale Output Current
      29. 8.3.29 Current Steering DAC Architecture
      30. 8.3.30 DAC Transfer Function
    4. 8.4 Device Functional Modes
      1. 8.4.1 Clocking Modes
      2. 8.4.2 PLL Bypass Mode Programming
      3. 8.4.3 Internal PLL/VCO
      4. 8.4.4 CLKOUT
      5. 8.4.5 Serial Peripheral Interface (SPI)
        1. 8.4.5.1 NORMAL (RW)
        2. 8.4.5.2 WRITE_TO_CLEAR (W0C)
    5. 8.5 Register Maps
      1. 8.5.1  Chip Reset and Configuration Register (address = 0x00) [reset = 0x5803]
        1. Table 48. RESET_CONFIG Field Descriptions
      2. 8.5.2  IO Configuration Register (address = 0x01) [reset = 0x1800]
        1. Table 49. IO_CONFIG Field Descriptions
      3. 8.5.3  Lane Single Detect Alarm Mask Register (address = 0x02) [reset = 0xFFFF]
        1. Table 50. ALM_SD_MASK Field Descriptions
      4. 8.5.4  Clock Alarms Mask Register (address = 0x03) [reset = 0xFFFF
        1. Table 51. ALM_CLK_MASK Field Descriptions
      5. 8.5.5  SERDES Loss of Signal Detection Alarms Register (address = 0x04) [reset = 0x0000]
        1. Table 52. ALM_SD_DET Field Descriptions
      6. 8.5.6  SYSREF Alignment Circuit Alarms Register (address = 0x05) [reset = 0x0000]
        1. Table 53. ALM_SYSREF_DET Field Descriptions
      7. 8.5.7  Temperature Sensor and PLL Loop Voltage Register (address = 0x06) [reset = variable]
        1. Table 54. TEMP_PLLVOLT Field Descriptions
      8. 8.5.8  Page Set Register (address = 0x09) [reset = 0x0000]
        1. Table 55. PAGE_SET Field Descriptions
      9. 8.5.9  SYSREF Align to r1 and r3 Count Register (address = 0x78) [reset = 0x0000]
        1. Table 56. SYSREF_ALIGN_R Field Descriptions
      10. 8.5.10 SYSREF Phase Count 1 and 2 Register (address = 0x79) [reset = 0x0000]
        1. Table 57. SYSREF12_CNT Field Descriptions
      11. 8.5.11 SYSREF Phase Count 3 and 4 Register (address = 0x7A) [reset = 0x0000]
        1. Table 58. SYSREF34_CNT Field Descriptions
      12. 8.5.12 Vendor ID and Chip Version Register (address = 0x7F) [reset = 0x0008]]
        1. Table 59. VENDOR_VER Field Descriptions
      13. 8.5.13 Multi-DUC Configuration (PAP, Interpolation) Register (address = 0x0A) [reset = 0x02B0]
        1. Table 60. MULTIDUC_CFG1 Field Descriptions
      14. 8.5.14 Multi-DUC Configuration (Mixers) Register (address = 0x0C) [reset = 0x2402]
        1. Table 61. MULTIDUC_CFG2 Field Descriptions
      15. 8.5.15 JESD FIFO Control Register (address = 0x0D) [reset = 0x1300]
        1. Table 62. JESD_FIFO Field Descriptions
      16. 8.5.16 Alarm Mask 1 Register (address = 0x0E) [reset = 0x00FF]
        1. Table 63. ALM_MASK1 Field Descriptions
      17. 8.5.17 Alarm Mask 2 Register (address = 0x0F) [reset = 0xFFFF]
        1. Table 64. ALM_MASK2 Field Descriptions
      18. 8.5.18 Alarm Mask 3 Register (address = 0x10) [reset = 0xFFFF]
        1. Table 65. ALM_MASK3 Field Descriptions
      19. 8.5.19 Alarm Mask 4 Register (address = 0x11) [reset = 0xFFFF]
        1. Table 66. ALM_MASK4 Field Descriptions
      20. 8.5.20 JESD Lane Skew Register (address = 0x12) [reset = 0x0000]
        1. Table 67. JESD_LN_SKEW Field Descriptions
      21. 8.5.21 CMIX Configuration Register (address = 0x17) [reset = 0x0000]
        1. Table 68. CMIX Field Descriptions
      22. 8.5.22 Output Summation and Delay Register (address = 0x19) [reset = 0x0000]
        1. Table 69. OUTSUM Field Descriptions
      23. 8.5.23 NCO Phase Path AB Register (address = 0x1C) [reset = 0x0000]
        1. Table 70. PHASE_NCOAB Field Descriptions
      24. 8.5.24 NCO Phase Path CD Register (address = 0x1D) [reset = 0x0000]
        1. Table 71. PHASE_NCOCD Field Descriptions
      25. 8.5.25 NCO Frequency Path AB Register (address = 0x1E-0x20) [reset = 0x0000 0000 0000]
        1. Table 72. FREQ_NCOAB Field Descriptions
      26. 8.5.26 NCO Frequency Path CD Register (address = 0x21-0x23) [reset = 0x0000 0000 0000]
        1. Table 73. FREQ_NCOCD Field Descriptions
      27. 8.5.27 SYSREF Use for Clock Divider Register (address = 0x24) [reset = 0x0010]
        1. Table 74. SYSREF_CLKDIV Field Descriptions
      28. 8.5.28 Serdes Clock Control Register (address = 0x25) [reset = 0x7700]
        1. Table 75. SERDES_CLK Field Descriptions
      29. 8.5.29 Sync Source Control 1 Register (address = 0x27) [reset = 0x1144]
        1. Table 76. SYNCSEL1 Field Descriptions
      30. 8.5.30 Sync Source Control 2 Register (address = 0x28) [reset = 0x0000]
        1. Table 77. SYNCSEL2 Field Descriptions
      31. 8.5.31 PAP path AB Gain Attenuation Step Register (address = 0x29) [reset = 0x0000]
        1. Table 78. PAP_GAIN_AB Field Descriptions
      32. 8.5.32 PAP path AB Wait Time Register (address = 0x2A) [reset = 0x0000]
        1. Table 79. PAP_WAIT_AB Field Descriptions
      33. 8.5.33 PAP path CD Gain Attenuation Step Register (address = 0x2B) [reset = 0x0000]
        1. Table 80. PAP_GAIN_CD Field Descriptions
      34. 8.5.34 PAP Path CD Wait Time Register (address = 0x2C) [reset = 0x0000]
        1. Table 81. PAP_WAIT_CD Field Descriptions
      35. 8.5.35 PAP path AB Configuration Register (address = 0x2D) [reset = 0x0FFF]
        1. Table 82. PAP_CFG_AB Field Descriptions
      36. 8.5.36 PAP path CD Configuration Register (address = 0x2E) [reset = 0x0FFF]
        1. Table 83. PAP_CFG_CD Field Descriptions
      37. 8.5.37 DAC SPI Configuration Register (address = 0x2F) [reset = 0x0000]
        1. Table 84. SPIDAC_TEST1 Field Descriptions
      38. 8.5.38 DAC SPI Constant Register (address = 0x30) [reset = 0x0000]
        1. Table 85. SPIDAC_TEST2 Field Descriptions
      39. 8.5.39 Gain for path AB Register (address = 0x32) [reset = 0x0000]
        1. Table 86. GAINAB Field Descriptions
      40. 8.5.40 Gain for path CD Register (address = 0x33) [reset = 0x0000]
        1. Table 87. GAINCD Field Descriptions
      41. 8.5.41 JESD Error Counter Register (address = 0x41) [reset = 0x0000]
        1. Table 88. JESD_ERR_CNT Field Descriptions
      42. 8.5.42 JESD ID 1 Register (address = 0x46) [reset = 0x0044]
        1. Table 89. JESD_ID1 Field Descriptions
      43. 8.5.43 JESD ID 2 Register (address = 0x47) [reset = 0x190A]
        1. Table 90. JESD ID 2 Register (JESD_ID2)
      44. 8.5.44 JESD ID 3 and Subclass Register (address = 0x48) [reset = 0x31C3]
        1. Table 91. JESD_ID3 Field Descriptions
      45. 8.5.45 JESD Lane Enable Register (address = 0x4A) [reset = 0x0003]
        1. Table 92. JESD_LN_EN Field Descriptions
      46. 8.5.46 JESD RBD Buffer and Frame Octets Register (address = 0x4B) [reset = 0x1300]
        1. Table 93. JESD_RBD_F Field Descriptions
      47. 8.5.47 JESD K and L Parameters Register (address = 0x4C) [reset = 0x1303]
        1. Table 94. JESD_K_L Field Descriptions
      48. 8.5.48 JESD M and S Parameters Register (address = 0x4D) [reset = 0x0100]
        1. Table 95. JESD_M_S Field Descriptions
      49. 8.5.49 JESD N, HD and SCR Parameters Register (address = 0x4E) [reset = 0x0F4F]
        1. Table 96. JESD_N_HD_SCR Field Descriptions
      50. 8.5.50 JESD Character Match and Other Register (address = 0x4F) [reset = 0x1CC1]
        1. Table 97. JESD_MATCH Field Descriptions
      51. 8.5.51 JESD Link Configuration Data Register (address = 0x50) [reset = 0x0000]
        1. Table 98. JESD_Link_CFG Field Descriptions
      52. 8.5.52 JESD Sync Request Register (address = 0x51) [reset = 0x00FF]
        1. Table 99. JESD_SYNC_REQ Field Descriptions
      53. 8.5.53 JESD Error Output Register (address = 0x52) [reset = 0x00FF]
        1. Table 100. JESD_ERR_OUT Field Descriptions
      54. 8.5.54 JESD ILA Check 1 Register (address = 0x53) [reset = 0x0100]
        1. Table 101. JESD_ILA_CFG1 Field Descriptions
      55. 8.5.55 JESD ILA Check 2 Register (address = 0x54) [reset = 0x8E60]
        1. Table 102. JESD_ILA_CFG2 Field Descriptions
      56. 8.5.56 JESD SYSREF Mode Register (address = 0x5C) [reset = 0x0001]
        1. Table 103. JESD_SYSR_MODE Field Descriptions
      57. 8.5.57 JESD Crossbar Configuration 1 Register (address = 0x5F) [reset = 0x0123]
        1. Table 104. JESD_CROSSBAR1 Field Descriptions
      58. 8.5.58 JESD Crossbar Configuration 2 Register (address = 0x60) [reset = 0x4567]
        1. Table 105. JESD_CROSSBAR2 Field Descriptions
      59. 8.5.59 JESD Alarms for Lane 0 Register (address = 0x64) [reset = 0x0000]
        1. Table 106. JESD_ALM_L0 Field Descriptions
      60. 8.5.60 JESD Alarms for Lane 1 Register (address = 0x65 01100101) [reset = 0x0000]
        1. Table 107. JESD_ALM_L1 Field Descriptions
      61. 8.5.61 JESD Alarms for Lane 2 Register (address = 0x66) [reset = 0x0000]
        1. Table 108. JESD_ALM_L2 Field Descriptions
      62. 8.5.62 JESD Alarms for Lane 3 Register (address = 0x67) [reset = 0x0000]
        1. Table 109. JESD_ALM_L3 Field Descriptions
      63. 8.5.63 JESD Alarms for Lane 4 Register (address = 0x68) [reset = 0x0000]
        1. Table 110. JESD_ALM_L4 Field Descriptions
      64. 8.5.64 JESD Alarms for Lane 5 Register (address = 0x69) [reset = 0x0000]
        1. Table 111. JESD_ALM_L5 Field Descriptions
      65. 8.5.65 JESD Alarms for Lane 6 Register (address = 0x6A [reset = 0x0000]
        1. Table 112. JESD_ALM_L6 Field Descriptions
      66. 8.5.66 JESD Alarms for Lane 7 Register (address = 0x6B) [reset = 0x0000]
        1. Table 113. JESD Alarms for Lane 7 Register (JESD_ALM_L7)
      67. 8.5.67 SYSREF and PAP Alarms Register (address = 0x6C) [reset = 0x0000]
        1. Table 114. ALM_SYSREF_PAP Field Descriptions
      68. 8.5.68 Clock Divider Alarms 1 Register (address = 0x6D) [reset = 0x0000]
        1. Table 115. ALM_CLKDIV1 Field Descriptions
      69. 8.5.69 Clock Configuration Register (address = 0x0A) [reset = 0xF000]
        1. Table 116. CLK_CONFIG Field Descriptions
      70. 8.5.70 Sleep Configuration Register (address = 0x0B) [reset = 0x0022]
        1. Table 117. SLEEP_CONFIG Field Descriptions
      71. 8.5.71 Divided Output Clock Configuration Register (address = 0x0C) [reset = 0x8000]
        1. Table 118. CLK_OUT Field Descriptions
      72. 8.5.72 DAC Fullscale Current Register (address = 0x0D) [reset = 0xF000]
        1. Table 119. DACFS Field Descriptions
      73. 8.5.73 Internal SYSREF Generator Register (address = 0x10) [reset = 0x0000]
        1. Table 120. LCMGEN Field Descriptions
      74. 8.5.74 Counter for Internal SYSREF Generator Register (address = 0x11) [reset = 0x0000]
        1. Table 121. LCMGEN_DIV Field Descriptions
      75. 8.5.75 SPI SYSREF for Internal SYSREF Generator Register (address = 0x12) [reset = 0x0000]
        1. Table 122. LCMGEN_SPISYSREF Field Descriptions
      76. 8.5.76 Digital Test Signals Register (address = 0x1B) [reset = 0x0000]
        1. Table 123. DTEST Field Descriptions
      77. 8.5.77 Sleep Pin Control Register (address = 0x23) [reset = 0xFFFF]
        1. Table 124. SLEEP_CNTL Field Descriptions
      78. 8.5.78 SYSREF Capture Circuit Control Register (address = 0x24) [reset = 0x1000]
        1. Table 125. SYSR_CAPTURE Field Descriptions
      79. 8.5.79 Clock Input and PLL Configuration Register (address = 0x31) [reset = 0x0200]
        1. Table 126. Clock Input and PLL Configuration Register (CLK_PLL_CFG)
      80. 8.5.80 PLL Configuration 1 Register (address = 0x32) [reset = 0x0308]
        1. Table 127. CONFIG1 Field Descriptions
      81. 8.5.81 PLL Configuration 2 Register (address = 0x33) [reset = 0x4018]
        1. Table 128. PLL_CONFIG2 Field Descriptions
      82. 8.5.82 LVDS Output Configuration Register (address = 0x34) [reset = 0x0000]
        1. Table 129. LVDS_CONFIG Field Descriptions
      83. 8.5.83 Fuse Farm clock divider Register (address = 0x35) [reset = 0x0018]
        1. Table 130. PLL_FDIV Field Descriptions
      84. 8.5.84 Serdes Clock Configuration Register (address = 0x3B) [reset = 0x0002]
        1. Table 131. SRDS_CLK_CFG Field Descriptions
      85. 8.5.85 Serdes PLL Configuration Register (address = 0x3C) [reset = 0x8228]
        1. Table 132. SRDS_PLL_CFG Field Descriptions
      86. 8.5.86 Serdes Configuration 1 Register (address = 0x3D) [reset = 0x0x0088]
        1. Table 133. RDS_CFG1 Field Descriptions
      87. 8.5.87 Serdes Configuration 2 Register (address = 0x3E) [reset = 0x0x0909]
        1. Table 134. SRDS_CFG2 Field Descriptions
      88. 8.5.88 Serdes Polarity Control Register (address = 0x3F) [reset = 0x0000]
        1. Table 135. SRDS_POL Field Descriptions
      89. 8.5.89 JESD204B SYNCB OUTPUT Register (address = 0x76) [reset = 0x0000]
        1. Table 136. SYNCBOUT Field Descriptions
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Start-up Sequence
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Calculating the JESD204B SerDes rate
      4. 9.2.4 Calculating valid JESD204B SYSREF Frequency
      5. 9.2.5 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power Supply Sequencing
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 相关链接
    2. 12.2 接收文档更新通知
    3. 12.3 支持资源
    4. 12.4 商标
    5. 12.5 静电放电警告
    6. 12.6 Glossary
  13. 13机械、封装和可订购信息

8.3.6 JESD204B Frame Assembly

The DAC38RF82 (or DAC38RF89) may be programmed as a single or dual DAC device, with one JESD RX block designated for each DAC. The two JESD RX blocks can be programmed to operate as two separate links or as a single link.

The JESD204B defines the following parameters:

  • L is the number of lanes
  • M is the number of I or Q streams per device (2 = 1 IQ pair, 4 = 2 IQ pairs, 8 = 4 IQ pairs)
  • F is the number of octets per frame clock period
  • S is the number of samples per frame
  • HD is the High-Density bit which controls whether a sample may be divided over more lanes
  • N = NPRIME is the number of bits per sample (12 or 16 - bits)

Fields K and L are found in multi-DUC paged register JESD_K_L (8.5.46), M and S in multi-DUC paged register JESD_M_S (8.5.48), and N, NPRIME and HD in multi-DUC paged register JESD_N_HD_SCR (8.5.49).

Table 9 lists the available JESD204B formats, interpolation rates and sample rate limits for the DAC38RF82 (or DAC38RF89). The ranges are limited by the SerDes PLL VCO frequency range, the SerDes PLL reference clock range, the maximum SerDes line rate, and the maximum DAC sample frequency. Table 10 through Table 27 lists the frame formats for each mode. In the frame format tables, i CH (N) [x:y] and q CH (N) [x:y] are bits x through y of the I and Q samples at time N of DUC channel CH. If [x..y] is not listed, the full sample is assumed. For example, i0(0)[15:8] are bits 15 – 8 of the I sample at time 0, and q(1) is the full Q sample at time 1.

Table 9. JESD204B Formats for DAC38RF82 and DAC38RF89

L-M-F-S-Hd
1 TX		 L-M-F-S-Hd
2 TX 		Frame Format Input Resolution IQ pairs per DAC Interp Input rate max (MSPS) fDAC Max (MSPS)
82121 NA 1 TX: Table 10 16 1 6 1500 9000
16 1 8 1125 9000
16 1 12 750 9000
16 1 16 562.5 9000
42111 84111 1 TX: Table 11
2 TX: Table 12 		16 1 6 1250 7500
16 1 8 1125 9000
16 1 10 900 9000
16 1 12 750 9000
16 1 16 562.5 9000
16 1 18 500 9000
16 1 24 375 9000
22210 44210 1 TX: Table 13
2 TX: Table 14 		16 1 8 625 5000
16 1 12 625 7500
16 1 16 562.5 9000
16 1 18 500 9000
16 1 20 450 9000
16 1 24 375 9000
12410 24410 1 TX: Table 15
2 TX: Table 16 		16 1 16 312.5 5000
16 1 24 312.5 7500
44210 88210 1 TX: Table 17
2 TX: Table 18 		16 2 8 625 5000
16 2 12 625 7500
16 2 16 562.5 9000
16 2 24 375 9000
24410 48410 1 TX: Table 19
2 TX: Table 20 		16 2 16 312.5 5000
16 2 24 312.5 7500
24310 48310 1 TX: Table 21
2 TX: Table 22 		12 2 24 375 9000
81180 NA 1 TX: Table 23 8 real input 1 9000 9000
41380 82380 1 TX: Table 24
2 TX: Table 25 		12 real input(1) 1 3333 3333
2 3333 6666
41121 82121 1 TX: Table 26
2 TX: Table 27 		16 real input(1) 1 2500 2500
2 2500 5000
4 2250 9000
(1) Can also be used as I-Q pair per 2 DACs. See description in Wideband DUC (wide-DUC)

Table 10. JESD204B Frame Format for LMFSHd = 82121

# un bits 4 8
# en bits 5 10
Nibble 1 2
lane RX0 i0[15:8]
lane RX1 i0[7:0]
lane RX2 i1[15:8]
lane RX3 i1[7:0]
lane RX4 q0[15:8]
lane RX5 q0[7:0]
lane RX6 q1[15:8]
lane RX7 q1[7:0]

Table 11. JESD204B Frame Format for LMFSHd = 42111

# un bits 4 8
# en bits 5 10
Nibble 1 2
lane RX0 i0[15:8]
lane RX1 i0[7:0]
lane RX2 q0[15:8]
lane RX3 q0[7:0]

Table 12. JESD204B Frame Format for LMFSHd = 84111

# un bits 4 8
# en bits 5 10
Nibble 1 2
lane RX0 A-i0[15:8](1)
lane RX1 A-i0[7:0](2)
lane RX2 A-q0[15:8]
lane RX3 A-q0[7:0]
lane RX4 B-i0[15:8]
lane RX5 B-i0[7:0]
lane RX6 B-q0[15:8]
lane RX7 B-q0[7:0]
(1) DAC A, I sample 0, MSB byte
(2) DAC A, I sample 0, LSB byte

Table 13. JESD204B Frame Format for LMFSHd = 22210

# un bits 4 8 12 16
# en bits 5 10 15 20
Nibble 1 2 3 4
lane RX0 i0
lane RX1 q0

Table 14. JESD204B Frame Format for LMFSHd = 44210

# un bits 4 8 12 16
# en bits 5 10 15 20
Nibble 1 2 3 4
lane RX0 A-i0(1)
lane RX1 A-q0
lane RX2 B-i0
lane RX3 B-q0
(1) DAC A, I sample 0

Table 15. JESD204B Frame Format for LMFSHd = 12410

# un bits 4 8 12 16 20 24 28 32
# en bits 5 10 15 20 25 30 35 40
Nibble 1 2 3 4 5 6 7 8
lane RX0 i0 q0

Table 16. JESD204B Frame Format for LMFSHd = 24410

# un bits 4 8 12 16 20 24 28 32
# en bits 5 10 15 20 25 30 35 40
Nibble 1 2 3 4 5 6 7 8
lane RX0 A-i0(1) A-q0
lane RX1 B-i0 B-q0
(1) DAC A, I sample 0

Table 17. JESD204B Frame Format for LMFSHd = 44210

# un bits 4 8 12 16
# en bits 5 10 15 20
Nibble 1 2 3 4
lane RX0 A1-i0(1)
lane RX1 A1-q0(2)
lane RX2 A2-i0
lane RX3 A2-q0
(1) DAC A, MultiDUC 1, I sample 0
(2) DAC A, MultiDUC 2, I sample 0

Table 18. JESD204B Frame Format for LMFSHd = 88210

# un bits 4 8 12 16
# en bits 5 10 15 20
Nibble 1 2 3 4
lane RX0 A1-i0(1)
lane RX1 A1-q0
lane RX2 A2-i0
lane RX3 A2-q0
lane RX4 B1-i0
lane RX5 B1-q0
lane RX6 B2-i0
lane RX7 B1-q0
(1) DAC A, MultiDUC 1, I sample 0

Table 19. JESD204B Frame Format for LMFSHd = 24410

# un bits 4 8 12 16 20 24 28 32
# en bits 5 10 15 20 25 30 35 40
Nibble 1 2 3 4 5 6 7 8
lane RX0 A1-i0(1) A1-q0
lane RX1 A2-i0 A2-q0
(1) DAC A, MultiDUC 1, I sample 0

Table 20. JESD204B Frame Format for LMFSHd = 48410

# un bits 4 8 12 16 20 24 28 32
# en bits 5 10 15 20 25 30 35 40
Nibble 1 2 3 4 5 6 7 8
lane RX0 A1-i0(1) A1-q0
lane RX1 A2-i0 A2-q0
lane RX2 B1-i0 B1-q0
lane RX3 B2-i0 B2-q0
(1) DAC A, MultiDUC 1, I sample 0

Table 21. JESD204B Frame Format for LMFSHd = 24310

# un bits 4 8 12 16 20 24
# en bits 5 10 15 20 25 30
Nibble 1 2 3 4 5 6
lane RX0 A1-i0(1) A1-q0
lane RX1 A2-i0 A2-q0
(1) DAC A, MultiDUC 1, I sample 0

Table 22. JESD204B Frame Format for LMFSHd = 48310

# un bits 4 8 12 16 20 24
# en bits 5 10 15 20 25 30
Nibble 1 2 3 4 5 6
lane RX0 A1-i0(1) A1-q0
lane RX1 A2-i0 A2-q0
lane RX2 B1-i0 B1-q0
lane RX3 B2-i0 B2-q0
(1) DAC A, MultiDUC 1, I sample 0

Table 23. JESD204B Frame Format for LMFSHd = 81180

# un bits 4 8
# en bits 5 10
Nibble 1 2
lane RX0 A0(1)
lane RX1 A1
lane RX2 A2
lane RX3 A3
lane RX4 A4
lane RX5 A5
lane RX6 A6
lane RX7 A7
(1) DAC A, sample 0

Table 24. JESD204B Frame Format for LMFSHd = 41380

# un bits 4 8 12 16 20 24
# en bits 5 10 15 20 25 30
Nibble 1 2 3 4 5 6
lane 0 A-0(1) A-1
lane 1 A-2 A-3
lane 2 A-4 A-5
lane 3 A-6 A-7
(1) DAC A, sample 0

Table 25. JESD204B Frame Format for LMFSHd = 82380

# un bits 4 8 12 16 20 24
# en bits 5 10 15 20 25 30
Nibble 1 2 3 4 5 6
lane 0 i(0) i(1)
lane 1 i(2) i(3)
lane 2 i(4) i(5)
lane 3 i(6) i(7)
lane 4 q(0) q(1)
lane 5 q(2) q(3)
lane 6 q(4) q(5)
lane 7 q(6) q(7)

Table 26. JESD204B Frame Format for LMFSHd = 41121

# un bits 4 8
# en bits 5 10
Nibble 1 2
lane 0 A-0[15:8](1)
lane 1 A-0[7:0](2)
lane 2 A-1[15:8]
lane 3 A-1[7:0]
(1) DAC A, sample 0, MSB byte
(2) DAC A, sample 0, LSB byte

Table 27. JESD204B Frame Format for LMFSHd = 82121

# un bits 4 8
# en bits 5 10
Nibble 1 2
lane RX0 A-0[15:8](1)
lane RX1 A-0[7:0](2)
lane RX2 A-1[15:8]
lane RX3 A-1[7:0]
lane RX4 B-0[15:8]
lane RX5 B-0[7:0]
lane RX6 B-1[15:8]
lane RX7 B-1[7:0]
(1) DAC A, sample 0, MSB byte
(2) DAC A, sample 0, LSB byte
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |