The bit fields ch1_glitchless_en can be used to enable glitch-less output divider update. This feature ensures that the high pulse of a clock period is not cut off by the output divider update process. It ensures that setup and hold time of a receiver is not violated. The low pulse in the transition from earlier period to the new period is extended accordingly.

Figure 8-6 Glitch-Less Divider Update