Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as t_{VCCI+ to OUT} for VCCI UVLO, which is 40 µs typically, and t_{VDD+ to OUT} for VDD UVLO, which is 22 µs typically. It is recommended to consider proper margin before launching PWM signal after the driver VCCI and VDD bias supply is ready. Figure 7-6 and Figure 7-7 show the power-up UVLO delay timing diagram for VCCI and VDD.

If INA or INB are active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until t_{VCCI+ to OUT} or t_{VDD+ to OUT} after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective off thresholds, there is <1µs delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.

Figure 7-6 VCCI Power-up UVLO Delay

Figure 7-7 VDDA/B Power-up UVLO Delay