Product details

Function Clock buffer, Differential Additive RMS jitter (typ) (fs) 19.2 Output frequency (max) (MHz) 400 Number of outputs 2 Output supply voltage (V) 1.8, 3.3 Core supply voltage (V) 1.8, 3.3 Output skew (ps) 50 Features 1:2 fanout, Individual output enable control, OE# control, SMBus control, Side-Band Interface Operating temperature range (°C) -40 to 105 Rating Catalog Output type LP-HCSL Input type LP-HCSL
Function Clock buffer, Differential Additive RMS jitter (typ) (fs) 19.2 Output frequency (max) (MHz) 400 Number of outputs 2 Output supply voltage (V) 1.8, 3.3 Core supply voltage (V) 1.8, 3.3 Output skew (ps) 50 Features 1:2 fanout, Individual output enable control, OE# control, SMBus control, Side-Band Interface Operating temperature range (°C) -40 to 105 Rating Catalog Output type LP-HCSL Input type LP-HCSL
VQFN (REY) 20 9 mm² 3 x 3
  • LP-HCSL clock buffer and clock MUX that support:
    • PCIe Gen 1 to Gen 6
    • CC (Common Clock) and IR (Independent Reference) PCIe architectures
    • Input clock with or without SSC
  • DB2000QL compliant:
    • All devices meet DB2000QL specifications
    • LMKDB1120 is pin-compatible to DB2000QL
  • Extremely low additive jitter:
    • 31fs maximum 12kHz to 20MHz RMS additive jitter at 156.25MHz
    • 13fs maximum additive jitter for PCIe Gen 4
    • 5fs maximum additive jitter for PCIe Gen 5
    • 3fs maximum additive jitter for PCIe Gen 6
  • Fail-safe input
  • Flexible power-up sequence
  • Automatic output disable
  • Individual output enable
  • SBI (Side Band Interface) for high-speed output enable or disable
  • LOS (Loss of Signal) input detection
  • 85Ω or 100Ω output impedance
  • 1.8V / 3.3V ± 10% power supply
  • –40°C to 105°C ambient temperature
  • LP-HCSL clock buffer and clock MUX that support:
    • PCIe Gen 1 to Gen 6
    • CC (Common Clock) and IR (Independent Reference) PCIe architectures
    • Input clock with or without SSC
  • DB2000QL compliant:
    • All devices meet DB2000QL specifications
    • LMKDB1120 is pin-compatible to DB2000QL
  • Extremely low additive jitter:
    • 31fs maximum 12kHz to 20MHz RMS additive jitter at 156.25MHz
    • 13fs maximum additive jitter for PCIe Gen 4
    • 5fs maximum additive jitter for PCIe Gen 5
    • 3fs maximum additive jitter for PCIe Gen 6
  • Fail-safe input
  • Flexible power-up sequence
  • Automatic output disable
  • Individual output enable
  • SBI (Side Band Interface) for high-speed output enable or disable
  • LOS (Loss of Signal) input detection
  • 85Ω or 100Ω output impedance
  • 1.8V / 3.3V ± 10% power supply
  • –40°C to 105°C ambient temperature

The LMKDB devices are a family of extremely-low-jitter LP-HCSL buffers and MUX that support PCIe Gen 1 to Gen 6 and are DB2000QL compliant. The devices provide flexible power-up sequence, fail-safe inputs, individual output enable and disable pins, loss of input signal (LOS) detection and automatic output disable features, as well as excellent power supply noise rejection performance.

Both 1.8V and 3.3V supply voltages are supported. For LMKDB1120, 1.8V power supply saves 250mW power compared to 3.3V.

The LMKDB devices are a family of extremely-low-jitter LP-HCSL buffers and MUX that support PCIe Gen 1 to Gen 6 and are DB2000QL compliant. The devices provide flexible power-up sequence, fail-safe inputs, individual output enable and disable pins, loss of input signal (LOS) detection and automatic output disable features, as well as excellent power supply noise rejection performance.

Both 1.8V and 3.3V supply voltages are supported. For LMKDB1120, 1.8V power supply saves 250mW power compared to 3.3V.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet LMKDB1xxx PCIe Gen 1 to Gen 6 Ultra Low Jitter 1:20, 1:8, 1:4, 1:2, 2:4, 2:2 LP-HCSL Clock Buffer and Clock MUX datasheet (Rev. D) PDF | HTML 19 Jun 2024
User guide RC19XXX, 9QXL2001X vs. LMKDB1XXX, CDCDB2000 Drop-In Replacement Guide. PDF | HTML 18 Jul 2024
EVM User's guide LMKDB1x02 Evaluation Module User's Guide PDF | HTML 26 Jun 2024
Certificate LMKDB1102EVM EU Declaration of Conformity (DoC) 13 Jun 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMKDB1102EVM — LMKDB1102 evaluation module

The LMKDB1102 evaluation module (EVM) is designed to provide a quick setup to evaluate the LMKDB1102 LP-HCSL buffer that supports PCIe Gen 1 to Gen 6. The printed circuit board (PCB) contains several jumpers to enable the LMKDB1102 user programming and setup. The EVM provides flexibility for (...)
User guide: PDF | HTML
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
VQFN (REY) 20 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos