Home Logic & voltage translation Logic gates NAND gates
Home
Logic & voltage translation
Logic gates
NAND gates

SN54AC10

ACTIVE

Military 3-ch, 3-input, 2-V to 6-V NAND gates

Order now
Data sheet

SN54AC10

ACTIVE
Data sheet Order now

Product details

Technology family AC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 3 Inputs per channel 3 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Very high speed (tpd 5-10ns) Data rate (max) (Mbps) 100 Rating Military Operating temperature range (°C) -55 to 125
Technology family AC Supply voltage (min) (V) 2 Supply voltage (max) (V) 6 Number of channels 3 Inputs per channel 3 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Very high speed (tpd 5-10ns) Data rate (max) (Mbps) 100 Rating Military Operating temperature range (°C) -55 to 125
CDIP (J) 14 130.4652 mm² 19.56 x 6.67 CFP (W) 14 58.023 mm² 9.21 x 6.3 LCCC (FK) 20 79.0321 mm² 8.89 x 8.89
  • 2V to 6V VCC operation
  • Inputs accept voltages to 6V
  • Max tpd of 6.5ns at 5V
  • 2V to 6V VCC operation
  • Inputs accept voltages to 6V
  • Max tpd of 6.5ns at 5V

The ’AC10 devices contain three independent 3-input NAND gates. The devices perform the Boolean function Y = A • B • C or Y = A + B + C in positive logic.

The ’AC10 devices contain three independent 3-input NAND gates. The devices perform the Boolean function Y = A • B • C or Y = A + B + C in positive logic.
filter Find other NAND gates
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
SN74LV4T00-EP ACTIVE Enhanced-product four-channel two-input NAND gate with integrated level shifter Voltage range (1.65V to 5.5V), voltage translation capable

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 14
Type Title Date
* Data sheet SNx4AC10 Triple 3-Input Positive-NAND Gates datasheet (Rev. E) PDF | HTML 01 Aug 2024
* SMD SN54AC10 SMD 5962-87610 21 Jun 2016
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 26 Jul 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
More literature HiRel Unitrode Power Management Brochure 07 Jul 2009
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 01 Jun 1997
Application note Designing With Logic (Rev. C) 01 Jun 1997
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Oct 1996
Application note Live Insertion 01 Oct 1996
Application note Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc 01 Apr 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
CDIP (J) 14 Ultra Librarian
CFP (W) 14 Ultra Librarian
LCCC (FK) 20 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos