SN74LV4052A-Q1

ACTIVE

Product details

Configuration 4:1 Number of channels 2 Power supply voltage - single (V) 1.8, 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 100 CON (typ) (pF) 5.6 ON-state leakage current (max) (µA) 2 Bandwidth (MHz) 50 Operating temperature range (°C) -40 to 125 Input/output continuous current (max) (mA) 25 Rating Automotive, Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
Configuration 4:1 Number of channels 2 Power supply voltage - single (V) 1.8, 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 100 CON (typ) (pF) 5.6 ON-state leakage current (max) (µA) 2 Bandwidth (MHz) 50 Operating temperature range (°C) -40 to 125 Input/output continuous current (max) (mA) 25 Rating Automotive, Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
SOIC (D) 16 59.4 mm² 9.9 x 6 SOT-23-THN (DYY) 16 8.4 mm² 4.2 x 2 TSSOP (PW) 16 32 mm² 5 x 6.4
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C ambient operating temperature range
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C4B
  • Supports mixed-mode voltage operation on all ports
  • Fast switching
  • High on-off output-voltage ratio
  • Low crosstalk between switches
  • Extremely low input current
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 1: –40°C to +125°C ambient operating temperature range
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C4B
  • Supports mixed-mode voltage operation on all ports
  • Fast switching
  • High on-off output-voltage ratio
  • Low crosstalk between switches
  • Extremely low input current

These dual 4-channel CMOS analog multiplexers and demultiplexers are designed for 1.0V to 5.5V VCC operation.

The SN7LV4052A-Q1 devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5V (peak).

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

These dual 4-channel CMOS analog multiplexers and demultiplexers are designed for 1.0V to 5.5V VCC operation.

The SN7LV4052A-Q1 devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5V (peak).

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
TMUX1309-Q1 ACTIVE Automotive 5-V, 4:1, two-channel multiplexer with injection control and 1.8-V logic Upgraded 1.8-V logic support and smaller package options

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet SN74LV4052A-Q1 Automotive Dual 4-Channel Analog Multiplexers and Demultiplexers datasheet (Rev. H) PDF | HTML 11 Sep 2024
Functional safety information SN74LV405xA-Q1 Functional Safety FIT Rate, FMD and Pin FMA PDF | HTML 05 Aug 2024
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 02 Jun 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 01 Dec 2021
More literature Automotive Logic Devices Brochure 27 Aug 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

User guide: PDF
Not available on TI.com
Reference designs

TIDEP-01017 — Cascade imaging radar capture reference design using Jacinto™ ADAS processor

This reference design provides a processing foundation for a cascaded imaging radar system. Cascade radar devices can support front, long-range (LRR) beam-forming applications as well as corner- and side-cascade radar and sensor fusion systems. This reference design provides qualified developers (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 16 Ultra Librarian
SOT-23-THN (DYY) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos