Home Interface I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA4307

ACTIVE

2-bit bidirectional 2.3-V to 5.5-V, hot-swappable 400-kHz I2C/SMBus buffer with stuck-

Product details

Features Buffer, Enable pin, Hot swap, Stuck bus recovery Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 2.3 VCCA (max) (V) 5.5 VCCB (min) (V) 2.3 VCCB (max) (V) 5.5 Supply restrictions VCC Single Supply Rating Catalog Operating temperature range (°C) -40 to 125
Features Buffer, Enable pin, Hot swap, Stuck bus recovery Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 2.3 VCCA (max) (V) 5.5 VCCB (min) (V) 2.3 VCCB (max) (V) 5.5 Supply restrictions VCC Single Supply Rating Catalog Operating temperature range (°C) -40 to 125
VSSOP (DGK) 8 14.7 mm² 3 x 4.9 WSON (DRG) 8 9 mm² 3 x 3
  • Supports bidirectional data transfer of I 2C bus signals
  • Operating power-supply voltage range of 2.3 V to 5.5 V
  • T A ambient air temperature range of -40 °C to 125 °C
  • Stuck bus recovery featuring automatic bus recovery
  • 1-V Precharge on all SDA and SCL lines prevents corruption during live insertion
  • Accommodates standard mode and fast mode I 2C devices
  • Supports clock stretching, arbitration and synchronization
  • Powered-off high-impedance I 2C pins
  • Supports bidirectional data transfer of I 2C bus signals
  • Operating power-supply voltage range of 2.3 V to 5.5 V
  • T A ambient air temperature range of -40 °C to 125 °C
  • Stuck bus recovery featuring automatic bus recovery
  • 1-V Precharge on all SDA and SCL lines prevents corruption during live insertion
  • Accommodates standard mode and fast mode I 2C devices
  • Supports clock stretching, arbitration and synchronization
  • Powered-off high-impedance I 2C pins

The TCA4307 is a hot-swappable I 2C bus buffer that supports I/O card insertion into a live backplane without corruption of the data and clock lines. Control circuitry prevents the backplane-side I 2C lines (in) from being connected to the card-side I 2C lines (out) until a stop command or bus idle condition occurs on the backplane without bus contention on the card. When the connection is made, this device provides bidirectional buffering, keeping the backplane and card capacitance isolated. During insertion, the SDA and SCL lines are pre-charged to 1 V to minimize the current required to charge the parasitic capacitance of the device.

The TCA4307 has stuck bus recovery, which automatically disconnects the bus if it detects either SDAOUT or SCLOUT are low for about 40 ms. Once the bus is disconnected, the device automatically generates up to 16 pulses on SCLOUT to attempt to reset the device which is holding the bus low.

When the I 2C bus is idle, the TCA4307 can be put into shutdown mode by setting the EN pin low, reducing power consumption. When EN is pulled high, the TCA4307 resumes normal operation. It also includes an open drain READY output pin, which indicates that the backplane and card sides are connected together. When READY is high, the SDAIN and SCLIN are connected to SDAOUT and SCLOUT. When the two sides are disconnected, READY is low.

The TCA4307 is a hot-swappable I 2C bus buffer that supports I/O card insertion into a live backplane without corruption of the data and clock lines. Control circuitry prevents the backplane-side I 2C lines (in) from being connected to the card-side I 2C lines (out) until a stop command or bus idle condition occurs on the backplane without bus contention on the card. When the connection is made, this device provides bidirectional buffering, keeping the backplane and card capacitance isolated. During insertion, the SDA and SCL lines are pre-charged to 1 V to minimize the current required to charge the parasitic capacitance of the device.

The TCA4307 has stuck bus recovery, which automatically disconnects the bus if it detects either SDAOUT or SCLOUT are low for about 40 ms. Once the bus is disconnected, the device automatically generates up to 16 pulses on SCLOUT to attempt to reset the device which is holding the bus low.

When the I 2C bus is idle, the TCA4307 can be put into shutdown mode by setting the EN pin low, reducing power consumption. When EN is pulled high, the TCA4307 resumes normal operation. It also includes an open drain READY output pin, which indicates that the backplane and card sides are connected together. When READY is high, the SDAIN and SCLIN are connected to SDAOUT and SCLOUT. When the two sides are disconnected, READY is low.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet TCA4307Hot Swappable I2C Bus and SMBus Bufferwith Stuck Bus Recovery datasheet (Rev. B) PDF | HTML 21 Nov 2023
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application note I2C Stuck Bus: Prevention and Workarounds PDF | HTML 02 Jul 2024
Application note I2C Solutions for Hot Swap Applications (Rev. A) 31 Jan 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DIP-ADAPTER-EVM — DIP adapter evaluation module

Speed up your op amp prototyping and testing with the DIP adapter evaluation module (DIP-ADAPTER-EVM), which provides a fast, easy and inexpensive way to interface with small surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them (...)

User guide: PDF
Not available on TI.com
Evaluation board

TCA9511AEVM — Hot-swappable two-wire bus buffer evaluation module

This EVM provides configurable loading conditions through adjustable pull up resistors and bus capacitance which allows designers to easily test the performance of this device in their system. The EVM can be populated with a socket to test over temperature as well.
User guide: PDF
Not available on TI.com
Simulation model

TCA9511A IBIS Model

SCPM046.ZIP (44 KB) - IBIS Model
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
VSSOP (DGK) 8 Ultra Librarian
WSON (DRG) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos