TLV2548M
- Maximum Throughput 200-KSPS
- Built-In Reference, Conversion Clock and 8× FIFO
- Differential/Integral Nonlinearity Error:
±1.2 LSB at –55°C to 125°C - Signal-to-Noise and Distortion Ratio:
65 dB, fi = 12-kHz at –55°C to 125°C - Spurious Free Dynamic Range: 75 dB, fi = 12- kHz
- SPI/DSP-Compatible Serial Interfaces With SCLK up to 20-MHz
- Single Wide Range Supply 3 Vdc to 5.5 Vdc
- Analog Input Range 0-V to Supply Voltage With 500 kHz BW
- Hardware Controlled and Programmable Sampling Period
- Low Operating Current (1-mA at 3.3-V, 2-mA at 5.5-V With External Ref,
1.7-mA at 3.3-V, 2.4-mA at 5.5-V With Internal Ref) - Power Down: Software/Hardware Power-Down Mode (1 µA Typ, Ext Ref),
Autopower-Down Mode (1 µA Typ, Ext Ref) - Programmable Auto-Channel Sweep
- Available in Q-Temp Automotive High Reliability Automotive Applications
Configuration Control/Print Support Qualification to Automotive Standards
The TLV2544Q, TLV2548Q, and TLV2548M are a family of high performance, 12-bit low power, 3.5 µs, CMOS analog-to-digital converters (ADC) which operate from a single 3-V to 5.5-V power supply. These devices have three digital inputs and a 3-state output [chip select (CS), serial input-output clock (SCLK), serial data input (SDI), and serial data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a DSP, a frame sync (FS) signal is used to indicate the start of a serial data frame.
In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip analog multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular among high-performance signal processors. The TLV2548 and TLV2544 are designed to operate with very low power consumption. The power-saving feature is further enhanced with software/hardware/autopower-down modes and programmable conversion speeds. The conversion clock (OSC) and reference are built-in. The converter can use the external SCLK as the source of the conversion clock to achieve higher (up to 2.8 µs when a 20 MHz SCLK is used) conversion speed. Two different internal reference voltages are available. An optional external reference can also be used to achieve maximum flexibility.
The TLV2544Q and the TLV2548Q are characterized for operation from –40°C to 125°C. The TLV2548M is characterized for operation from –55°C to 125°C.
您可能感兴趣的相似米6体育平台手机版_好二三四
功能与比较器件相似
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | 3-V to 5.5-V, 12-Bit, 200-KSPS, 4-/8-Channel, Low-Power Serial Analog-to-Digital 数据表 (Rev. F) | 2009年 10月 7日 | |||
* | SMD | TLV2548M SMD 5962-99570 | 2016年 6月 21日 | |||
电子书 | Best of Baker's Best: Precision Data Converters -- SAR ADCs | 2015年 5月 21日 | ||||
应用手册 | Determining Minimum Acquisition Times for SAR ADCs, part 2 | 2011年 3月 17日 | ||||
应用手册 | Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A) | 2010年 11月 10日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
ANALOG-ENGINEER-CALC — 模拟工程师计算器
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短米6体育平台手机版_好二三四上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
TINA-TI — 基于 SPICE 的模拟仿真程序
TINA-TI 安装需要大约 500MB。直接安装,如果想卸载也很容易。我们相信您肯定会爱不释手。
TINA 是米6体育平台手机版_好二三四 (TI) 专有的 DesignSoft 米6体育平台手机版_好二三四。该免费版本具有完整的功能,但不支持完整版 TINA 所提供的某些其他功能。
如需获取可用 TINA-TI 模型的完整列表,请参阅:SpiceRack - 完整列表
需要 HSpice (...)
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
LCCC (FK) | 20 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点