§ The TPS7325 has a tolerance of ±3% over the full temperature range. 
The TPS71xx and the TPS72xx are 500-mA and 250-mA output regulators respectively, offering performance similar to that of the TPS73xx but without the delayed-reset function. The TPS72xx devices are further differentiated by availability in 8-pin thin-shrink small-outline packages (TSSOP) for applications requiring minimum package size.
The TPS73xx devices are members of a family of micropower low-dropout (LDO) voltage regulators. They are differentiated from the TPS71xx and TPS72xx LDOs by their integrated delayed microprocessor-reset function. If the precision delayed reset is not required, the TPS71xx and TPS72xx should be considered.
The RESET\ output of the TPS73xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS73xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.
If that occurs, the RESET\ output (open-drain NMOS) turns on, taking the RESET\ signal low. RESET\ stays low for the duration of the undervoltage condition. Once the undervoltage condition ceases, a 200-ms (typ) time-out begins. At the completion of the 200-ms delay, RESET\ goes high.
An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 35mV at an output current of 100 mA for the TPS7350) and is directly proportional to the output current (see Figure1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is low and remains constant, independent of output loading (typically 340 uA over the full range of output current, 0 mA to 500mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.
The LDO family also features a sleep mode; applying a logic high signal to EN\ (enable\) shuts down the regulator, reducing the quiescent current to 0.5 uA maximum at TJ = 25°C.
The TPS73xx is offered in 2.5-V, 3-V, 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for the 2.5 V and the adjustable version). The TPS73xx family is available in PDIP (8 pin), SO (8 pin) and TSSOP (20 pin) packages. The TSSOP has a maximum height of 1.2mm.
| 类型 | 标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | Low-Dropout Voltage Regulators With Integrated Delayed Reset Function 数据表 (Rev. F) | 1999年 3月 8日 | |||
| 应用手册 | LDO 噪声揭秘 (Rev. B) | PDF | HTML | 英语版 (Rev.B) | PDF | HTML | 2020年 9月 16日 | |
| 应用手册 | Fundamental Theory of PMOS LDO Voltage Regulators (Rev. A) | 2018年 8月 17日 | ||||
| 应用手册 | LDO PSRR Measurement Simplified (Rev. A) | PDF | HTML | 2017年 8月 9日 | |||
| 应用手册 | 简化的 LDO PSRR 测量 | 最新英语版本 (Rev.A) | PDF | HTML | 2010年 7月 28日 | ||
| 应用手册 | Technical Review of Low Dropout Voltage Regulator Operation And Performance | 1999年 8月 30日 |
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
This spreadsheet calculates the operating parameters for the Texas Instruments TPS7x01 family of adjustable low dropout regulators.
The closest 1% resistor values are calculated, as well as, the maximum power dissipation, worst-case output voltages, Power-Good trip voltages, and maximum (...)
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| PDIP (P) | 8 | Ultra Librarian |
| SOIC (D) | 8 | Ultra Librarian |
| TSSOP (PW) | 20 | Ultra Librarian |
推荐米6体育平台手机版_好二三四可能包含与 TI 此米6体育平台手机版_好二三四相关的参数、评估模块或参考设计。