TPS754
- 2-A Low-Dropout Voltage Regulator
- Available in 1.5 V, 1.8 V, 2.5 V, 3.3 V Fixed Output and Adjustable Versions
- Open Drain Power-On Reset With 100ms Delay (TPS752xxQ)
- Open Drain Power-Good (PG) Status Output (TPS754xxQ)
- Dropout Voltage Typically 210 mV at 2 A (TPS75233Q)
- Ultralow 75-µA Typical Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection
- APPLICATIONS
- Telecom
- Servers
- DSP, FPGA Supplies
PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
The TPS752xxQ and TPS754xxQ devices are low-dropout regulators with integrated power-on reset and power-good (PG) functions respectively. These devices are capable of supplying 2 A of output current with a dropout of 210 mV (TPS75233Q, TPS75433Q). Quiescent current is 75 µA at full load and drops down to 1 µA when the device is disabled. These devices are designed to have fast transient response for larger load current changes.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically
210 mV at an output current of 2 A for the TPS75x33Q) and is directly proportional to the output current. Additionally, because the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 75 µA over the full range of output current, 1 mA to 2 A). These two key specifications yield a significant improvement in operating life for battery-powered systems.
The device is enabled when EN is connected to a low-level input voltage. This LDO family also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to less than 1 µA at TJ = +25°C.
The RESET (SVS, POR, or power on reset) output of the TPS752xxQ initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS752xxQ monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When the output reaches 95% of its regulated voltage, RESET goes to a high-impedance state after a 100-ms delay. RESET goes to a logic-low state when the regulated output voltage is pulled below 95% (that is, during an overload condition) of its regulated voltage.
The TPS754xxQ has a power good terminal (PG) as an active high, open drain output for use with a power-on reset or a low-battery indicator.
The TPS754xxQ and TPS752xxQ are offered in 1.5 V, 1.8 V, 2.5 V and 3.3 V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS754xxQ and TPS752xxQ families are available in a 20-pin TSSOP (PWP) package.
技术文档
| 类型 | 标题 | 下载最新的英语版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 数据表 | Fast-Transient-Response 2-A Low-Dropout Voltage Regulators 数据表 (Rev. C) | 2007年 10月 19日 | |||
| 应用手册 | LDO 噪声揭秘 (Rev. B) | PDF | HTML | 英语版 (Rev.B) | PDF | HTML | 2020年 9月 16日 | |
| 应用手册 | PowerPAD™ Thermally Enhanced Package (Rev. H) | 2018年 7月 6日 | ||||
| 应用手册 | LDO PSRR Measurement Simplified (Rev. A) | PDF | HTML | 2017年 8月 9日 | |||
| 应用手册 | 简化的 LDO PSRR 测量 | 最新英语版本 (Rev.A) | PDF | HTML | 2010年 7月 28日 |
设计和开发
如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。
TIDA-00207 — 符合 EN55011、工业级温度、10/100Mbps 以太网 PHY 砖型参考设计
此参考设计展示了 DP83848K 以太网 PHY 收发器器件的先进功能，支持 10/100 Base-T，并符合 IEEE 802.3 标准。整个参考设计采用单电源（采用板载稳压器的情况下为 5V，否则为 3.3V）工作。以太网 PHY (...)
TIDA-00928 — 采用光纤或双绞线接口、符合 EMI/EMC 标准的 10/100Mbps 以太网砖型模块参考设计
| 封装 | 引脚 | CAD 符号、封装和 3D 模型 |
|---|---|---|
| HTSSOP (PWP) | 20 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点
推荐米6体育平台手机版_好二三四可能包含与 TI 此米6体育平台手机版_好二三四相关的参数、评估模块或参考设计。