ADS6444-EP
- Maximum Sample Rate: 125 MSPS
- 14-Bit Resolution with No Missing Codes
- Simultaneous Sample and Hold
- 3.5-dB Coarse Gain and up to 6-dB Programmable
Fine Gain for SFDR/SNR Trade-Off - Serialized LVDS Outputs with Programmable
Internal Termination Option - Supports Sine, LVCMOS, LVPECL, LVDS Clock
Inputs and Amplitude Down to 400 mVPP - Internal Reference with External Reference Support
- No External Decoupling Required for References
- 3.3-V Analog and Digital Supply
- 64-pin QFN Package (9 mm × 9 mm)
- Feature Compatible Dual Channel Family
The ADS6445/ADS6444 is a high performance 14 bit 125/105 MSPS quad channel A-D converter. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1 dB steps up to 6 dB.
The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1 Gbps easing receiver design. The ADS644X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.
An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 14 bit data from each channel. In addition to the serial data streams, the frame and bit clocks also are transmitted as LVDS outputs.
The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye openings and improve signal integrity, easing capture by the receiver.
The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.
The ADS644X has internal references, but also can support an external reference mode. The device is specified over –55°C to 125°C operating junction temperature range.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | QUAD CHANNEL, 14 BIT, 125/105 MSPS ADC WITH SERIAL LVDS OUTPUTS 数据表 (Rev. C) | 2013年 5月 29日 | |||
* | VID | ADS6444-EP VID V6208628 | 2016年 6月 21日 | |||
* | VID | ADS6444-EP VID V6208628 | 2016年 6月 21日 | |||
应用手册 | 所选封装材料的热学和电学性质 | 2008年 10月 16日 | ||||
应用手册 | 模数规格和性能特性术语表 (Rev. A) | 最新英语版本 (Rev.B) | 2008年 10月 16日 | |||
应用手册 | 高速数据转换 | 英语版 | 2008年 10月 16日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
ANALOG-ENGINEER-CALC — PC software analog engineer's calculator
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
支持的米6体育平台手机版_好二三四和硬件
米6体育平台手机版_好二三四
精密运算放大器 (Vos<1mV)
通用运算放大器
音频运算放大器
跨阻放大器
高速运算放大器 (GBW ≥ 50MHz)
功率运算放大器
视频放大器
线路驱动器
跨导放大器和激光驱动器
全差分放大器
精密 ADC
生物传感 AFE
高速 ADC (≥10MSPS)
接收器
触摸屏控制器
差分放大器
仪表放大器
音频线路接收器
模拟电流检测放大器
数字功率监控器
配备集成型电流采样电阻的模拟电流检测放大器
配备集成型电流采样电阻的数字功率监控器
芯片与晶圆服务
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短米6体育平台手机版_好二三四上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
VQFN (RGC) | 64 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点