TPS3106
- Precision Supply Voltage Supervision Range:
0.9 V, 1.2 V, 1.5 V, 1.6 V, 2 V, and 3.3 V - High Trip-Point Accuracy: 0.75%
- Supply Current of 1.2 µA (Typical)
- RESET Defined With Input Voltages as Low as 0.4 V
- Power-On Reset Generator With a Delay Time of 130 ms
- Push/Pull or Open-Drain RESET Outputs
- Package Temperature Range: –40°C to 125°C
The TPS310x and TPS311x families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.
During power-on, RESET is asserted low when the supply voltage (VDD) becomes higher than 0.4 V. Thereafter, the supervisory circuit monitors VDD and keeps the RESET output low as long as VDD remains below the threshold voltage (VIT–). To ensure proper system reset, after VDD surpasses the threshold voltage, an internal timer delays the transition of the RESET signal from low to high for the specified time. When VDD drops below VIT–, the output transitions low again.
All the devices of this family have a fixed-sense threshold voltage (VIT–) set by an internal voltage divider.
The TPS3103 and TPS3106 devices have an active-low, open-drain RESET output and either an integrated power-fail input (PFI) or SENSE input with corresponding outputs for monitoring other voltages. The TPS3110 has an active-low push/pull RESET and a watchdog timer to monitor the operation of microprocessors. All three devices have a manual reset pin that can be used to force the outputs low regardless of the sensed voltages.
The product spectrum is designed for supply voltages of 0.9 V up to 3.6 V. The circuits are available in 6-pin SOT-23 packages. The TPS31xx family is characterized for operation over a temperature range of –40°C to 125°C.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | TPS31xx Ultralow Supply-Current Voltage Monitor With Optional Watchdog 数据表 (Rev. G) | PDF | HTML | 2016年 9月 28日 | ||
选择指南 | Voltage Supervisors (Reset ICs) Quick Reference Guide (Rev. H) | 2020年 2月 28日 | ||||
选择指南 | 电源管理指南 2018 (Rev. K) | 2018年 7月 31日 | ||||
选择指南 | 电源管理指南 2018 (Rev. R) | 2018年 6月 25日 | ||||
设计指南 | High-Availability Industrial High-Speed Counter Pulse Train Output Design Guide | 2015年 6月 15日 | ||||
应用手册 | Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs | 2011年 9月 19日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
High Availability High Speed Counter and Pulse Train Output Assembly Drawing
High Availability High Speed Counter and Pulse Train Output CAD Files
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短米6体育平台手机版_好二三四上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | CAD 符号、封装和 3D 模型 |
---|---|---|
SOT-23 (DBV) | 6 | Ultra Librarian |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点