TPS75201M-EP
- Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree(1)
- 2-A Low-Dropout (LDO) Voltage Regulator
- Open-Drain Power-On Reset With 100-ms Delay
- Ultralow 75-µA Typ Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 20-Pin TSSOP (PWP) PowerPAD Package
- Thermal Shutdown Protection
(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over the specified temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
The TPS75201M-EP is a low dropout regulator with an integrated power-on reset (RESET) function. This device is capable of supplying 2 A of output current with a dropout of 210 mV. Quiescent current is 75 µA at full load and drops down to 1 μA when the device is disabled. The TPS75201M-EP is designed to have fast transient response for larger load current changes.
Because the PMOS device operates like a low-value resistor, the dropout voltage is very low (typically 210 mV at an output current of 2 A) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (75 &micrA typ over the full range of output current, 1 mA to 2 A). These two key specifications yield a significant improvement in operating life for battery-powered systems.
The device is enabled when the enable (EN) input is connected to a low-level input voltage. This low-dropout (LDO) device also features a sleep mode; applying a TTL high signal to EN shuts down the regulator, reducing the quiescent current to 1 µA at TJ = 25°C.
The RESET (SVS, POR, or power-on reset) output of the TPS75201M-EP initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS75201M-EP monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When the output reaches 95% of its regulated voltage, RESET goes to a high-impedance state after a 100-ms delay. RESET goes to a logic-low state when the regulated output voltage is pulled below 95% (i.e., overload condition) of its regulated voltage.
The TPS75201M-EP is adjustable (programmable over the range of 1.5 V to 5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges.
お客様が関心を持ちそうな類似品
比較対象デバイスと同等の機能で、ピン配置が異なる製品
技術資料
| 種類 | タイトル | 最新の英語版をダウンロード | 日付 | |||
|---|---|---|---|---|---|---|
| * | データシート | TPS75201M-EP データシート (Rev. A) | 2013年 7月 26日 | |||
| * | 放射線と信頼性レポート | TPS75201MPWPREP Reliability Report | 2014年 12月 22日 | |||
| * | 放射線と信頼性レポート | TPS75201MPWPREP Reliability Report | 2013年 4月 24日 | |||
| アプリケーション・ノート | LDO Noise Demystified (Rev. B) | PDF | HTML | 2020年 8月 18日 | |||
| アプリケーション・ノート | LDO PSRR Measurement Simplified (Rev. A) | PDF | HTML | 2017年 8月 9日 |
設計および開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| HTSSOP (PWP) | 20 | Ultra Librarian |
購入と品質
- RoHS
- REACH
- デバイスのマーキング
- リード端子の仕上げ / ボールの原材料
- MSL 定格 / ピーク リフロー
- MTBF/FIT 推定値
- 使用原材料
- 認定試験結果
- 継続的な信頼性モニタ試験結果
- ファブの拠点
- 組み立てを実施した拠点