UCC27527
- Industry-Standard Pin Out
- Two Independent Gate-Drive Channels
- 5-A Peak Source and Sink Drive Current
- CMOS Input Logic Threshold (Function of
Supply Voltage on VDD Pins) - Hysteretic Logic Thresholds for High Noise
Immunity - Independent Enable Function for Each Output
- Inputs and Enable Pin Voltage Levels Not
Restricted by VDD Pin Bias Supply Voltage - 4.5-V to 18-V Single Supply Range
- Outputs Held Low During VDD UVLO (Ensures
Glitch-Free Operation at Power Up and Power
Down) - Fast Propagation Delays (17-ns Typical)
- Fast Rise and Fall Times (7-ns and 6-ns Typical)
- 1-ns Typical Delay Matching Between 2 Channels
- Outputs Held in Low When Inputs Floating
- SOIC-8, and 3-mm × 3-mm WSON-8 Package Options
- Operating Temperature Range of –40°C to 140°C
- –5-V Negative Voltage Handling Capability on Input Pins
The UCC2752x family of devices are dual-channel, high-speed, low-side gate driver devices capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC2752x can deliver high-peak current pulses of up to 5-A source and 5-A sink into capacitive loads along with rail-to-rail drive capability and extremely small propagation delay typically 17 ns. In addition, the drivers feature matched internal propagation delays between the two channels which are very well suited for applications requiring dual-gate drives with critical timing, such as synchronous rectifiers. The input pin thresholds are based on CMOS logic, which is a function of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity. The Enable pins are based on TTL and CMOS compatible logic, independent of VDD supply voltage.
The UCC27528 is a dual noninverting driver. UCC27527 features a dual input design which offers flexibility of both inverting (IN– pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN– pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable functions. For safety purpose, internal pullup and pulldown resistors on the input pins of all the devices in UCC2752x family to ensure that outputs are held low when input pins are in floating condition. UCC27528 features Enable pins (ENA and ENB) to have better control of the operation of the driver applications. The pins are internally pulled up to VDD for active high logic and can be left open for standard operation.
技術資料
種類 | タイトル | 最新の英語版をダウンロード | 日付 | |||
---|---|---|---|---|---|---|
* | データシート | UCC2752x Dual 5-A High-Speed Low-Side Gate Driver Based on CMOS Input Threshold Logic データシート (Rev. E) | PDF | HTML | 2014年 12月 5日 | ||
アプリケーション・ノート | Why use a Gate Drive Transformer? | PDF | HTML | 2024年 3月 4日 | |||
アプリケーション・ノート | Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs | PDF | HTML | 2024年 1月 22日 | |||
アプリケーション概要 | External Gate Resistor Selection Guide (Rev. A) | 2020年 2月 28日 | ||||
アプリケーション概要 | Understanding Peak IOH and IOL Currents (Rev. A) | 2020年 2月 28日 | ||||
アプリケーション・ノート | Improving Efficiency of DC-DC Conversion through Layout | 2019年 5月 7日 | ||||
アプリケーション概要 | How to overcome negative voltage transients on low-side gate drivers' inputs | 2019年 1月 18日 | ||||
その他の技術資料 | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 2018年 10月 29日 | ||||
その他の技術資料 | デュアル高速ローサイド・ゲート・ドライバ、シンク/ソースピーク電流:5A、CMOS入力スレッショルド・ロジック | 2014年 4月 3日 |
設計および開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
PSPICE-FOR-TI — TI Design / シミュレーション・ツール向け PSpice®
設計とシミュレーション向けの環境である PSpice for TI (...)
パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
---|---|---|
WSON (DSD) | 8 | Ultra Librarian |
購入と品質
- RoHS
- REACH
- デバイスのマーキング
- リード端子の仕上げ / ボールの原材料
- MSL 定格 / ピーク リフロー
- MTBF/FIT 推定値
- 使用原材料
- 認定試験結果
- 継続的な信頼性モニタ試験結果
- ファブの拠点
- 組み立てを実施した拠点